This paper describes CMOS circuits that generate a wideranging set of fixed bias currents, spanning at least 6 decades down to picoamperes. A master current generated by a bootstrapped current reference is successively divided by a current splitter to generate the desired references. An unpublished startup circuit and a novel power control mechanism are described. Measurements from a 0.35u implementation are presented and nonidealities are investigated. Readers are directed to a design kit that makes it simple to generate the layout for a bias generator with a set of desired currents for scalable MOSIS CMOS processes.
INTRODUCTION
Analog or mixed-signal CMOS chips usually require a number of fixed reference currents for biasing amplifiers, determining time constants and pulse widths, powering loads for static logic, etc. The required currents can span a wide range, for instance if the dynamics of the circuits span timescales from nanoseconds to seconds. (For example, a g m -C filter with a time constant of 10ms and C=1pF requires a bias current of about 1pA.) Often in experimental chips these references are left out because designers assume that these "standard" circuits could be easily added when the design is productized. As a result, chips are designed that must be individually tuned for correct operation by setting gate voltages that depend on chip-to-chip variation in threshold voltage, and any secondary user must be tutored on the tuning of the parameters. This style of design does not allow one to assess if the chip could actually be manufactured in quantity. Another motivation for including a bias generator circuit on chip is that other manufacturable means for generating very small currents are problematic given that they imply huge resistance values, or thresholddependent gate voltages.
Here we show the architecture of bias generator circuits that derive a wide-ranging set of fixed bias currents from a single master current. We describe the master bias, the startup and power control circuits, the use of current splitters to derive smaller currents, discuss measurements from fabricated circuits, and describe a bias generator design kit that automates the production of bias generator layout. We have built this style of bias generator in 1.6u, 0.8u, and 0.35u processes, but here we only show the latest results from the 0.35u implementation, which came from the layout generated by the design kit.
BIASING CIRCUITS
The circuit shown in generates the bias currents. All the individual bias currents are scaled copies of the single master current Im. The master current is subdivided to form a set of smaller references and these references are copied by the circuits in to form the individual biases. 
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2.1
The master bias 
Above threshold, an analogous computation yields another formula which is not very accurate but still useful:
The data in shows that the estimated I m is the maximum of (1) and (2) . With ideal transistors, I m does not depend on supply voltage or threshold voltage, but is monotonic in temperature (approximately PTAT in subthreshold). In reality it is slightly affected by the supply voltage through drain conductance, and also by mismatch of the threshold voltage and between the transistors in the current mirrors. Figure 3 To increase the power supply rejection ratio, the drain resistances of the transistors are increased by using long M p's and cascoding M n1 with M c1 and M c2 . This choice minimizes the size of the entire generator.
The ratio M is not critical as long as it is substantially larger than 1. We have used values from 20 to 120, and the measurements shown here used M=40. A very large ratio can destabilize the circuit through the parasitic capacitance C R on V R . A common error in this circuit is to have too much capacitance to ground at V R ; this excessive capacitance causes large-signal limit-cycle oscillations. The circuit can be stabilized by making the compensation capacitor C n several times C R . In practice, we usually bring out V n to ensure that the master bias can be stabilized.
2.1.1
Startup and power control A startup circuit is necessary to avoid the stable zerocurrent operating point. Transistors M k1 , M k2 , M pd , and MOS capacitors C k1 and C k2 enable the startup and power control functionality. The loop is kick-started when powered up by the current flowing from M k2 , which is on until V k is charged to Vdd by M k1 , which then shuts off. C k2 holds V k low on power-up (V pd is at ground), while C k1 ensures that V p is initially held near Vdd, holding M k1 off so that the kickstart can occur. C k1 and C k2 must be large enough that sufficient charge flows into the loop to get it going; we usually use about 1pF. C k1 and C k2 are MOS-capacitors to avoid the necessity of a special capacitor layer like Poly2. Their polarity is arranged so that they operate in inversion when they need to. While the bias generator is operating, essentially zero current flows in the startup circuit. The inventors of this startup circuit desire anonymity.
V pd allows for soft power control by a novel mechanism. V pd is tied to ground for normal operation. Raising V pd to Vdd turns off the master bias and the derived biases, by pulling V c to ground and shutting off the current in the loop. Yanking V pd to ground yanks V k low, through C k2 (M k1 is off), and the kickstart restarts the current as before. While V pd is high, no current flows in M pd because V k is at Vdd and M k2 is off. A stray DC path to ground from V n (say, across C n ) could require pumping V pd for a few cycles, but if there is no DC path other than through M n2 , a single downward transition on V pd is sufficient for restart ( ). Figure 4 
The current splitter
The master current is copied to a Bult and Geelen [4] current splitter and divided successively by it to form a geometrically-spaced series of smaller currents. At each branch, a fixed fraction of the current is split off, while the rest continues to later stages. The last stage is sized to terminate the line as though it were infinitely long. The current splitter principle accurately splits currents over all operating ranges from weak to strong inversion, independent of everything but the effective device geometry.
shows an R-2R splitter-built from unit transistors-that splits by octaves, but we have also built decade splitters by using M R and M 2R with different aspect ratios. However, we strongly recommend the use of unit transistors. We have discovered subtle effects of body bias and operating range that act differentially on transistors with differing aspect ratios. These effects cause non-ideal splitter behavior, especially in deep subthreshold. k . The final current is the same as the penultimate current. Our transistor sizing for the octave splitter is given in the table in Figure 1 . The reference voltage for the p-FET gates in the splitter is the master bias voltage V n .
The diode-connected M ro transistors read out the currents to make copies for individual biases. This arrangement allows for non-destructive readout at the cost of mismatch in the M ro transistors. The variation in master current with resistance R is shown in , along with the theoretical values given by Equations (1) and (2), and SPICE simulation results. The theory gives a reasonable estimate for the measured values, and the SPICE simulation does even better. The exact behavior is not really important for practical purposes because R is generally external and is selected for the desired operating point. The maximum current is determined by the power supply rails and the headroom required by the current mirrors. An individual bias (V bn , V bp ) is generated by copying a splitter current using one of the cells shown in (using a cascode for more accuracy) into a diodeconnected transistor with the desired W/L ratio. The resulting gate voltage is then used as the bias voltage. The p-type mirror used for the n-type bias is also cascoded for more accuracy and the bulks of the cascode transistors are tied to their source. (This arrangement provides a bit more headroom because the back-gate bias is reduced, which reduces the required gate-source voltage.) The last arrangement, using a differential pair, enables fine tuning of the programmed bias in a controlled manner by external input V tune . Tying V tune to V c programs half the splitter current, and the actual value can be varied from 0 to the full splitter current.
The power control behavior is shown in . V pd is initially high (the powered off state) and is then brought low. V n goes from near zero to the stable value, following an exponential. C n =10nF was used to demonstrate that a large C n does not affect restart except to delay it. That means the bias voltage for a small bias current has high impedance and can easily be disturbed by capacitive-coupled transients on other signals. The simplest solution is to bypass the bias with a large capacitance to the appropriate power rail ( ), which is easy to do if the bias is brought off chip. In a production chip, the pad may not be economically justifiable, but in a prototype chip we strongly advise to bring all biases out to pads anyway.
The behavior of the octave splitter is shown in Fig  . It is amazingly ideal over 20 octaves (6 decades) spanning strong to weak inversion. A current of 10pA is reliably generated from a master current of 10uA. ure 5
Imagers or focal plane arrays require biases that are not affected by illumination. In the design kit layout, the splitter and individual bias devices are protected from parasitic photocurrents by being covered with metal and surrounded by n-well guard bars. Immunity to illumination is demonstrated in the data shown in m , but has essentially no direct effect on the splitter currents, even at the smallest currents. That means that this layout is suitable for use in imagers or focal plane arrays.
MEASURED CHARACTERISTICS
We have used these bias generators in several generations of CMOS process technology (1.6u, 0.8u, and 0.35u) with no striking differences in performance. Here we show some measurements and discuss the limits to operation. All the results shown here come from a bias generator with a 20-stage octave splitter built in a 0.35u process. The layout for this bias generator was generated by the design kit discussed in Section 4. The smallest current that can be generated is limited not by the splitter, but rather by the off current of transistors. In the case of the measured chip, this I 0 is about 1pA. The minimum possible generated current is a few times I 0 . The currents in the last stages of the splitter can approach the junction leakage currents, but a bias generated from these currents is limited to the off current, because the bias transistors are presumably in saturation. Generation of still smaller currents would need to employ techniques such as those outlined by [5] , where the splitter output current is directly used as the bias and the current is copied with a source-biased current mirror.
DESIGN KIT
One of the authors (Delbrück) has developed a design kit that makes it simple to construct a complete bias generator when using Tanner (www.tanner.com/eda) design tools. The desired bias currents are specified in the schematic, using parameter cells. A compiler parses the netlist from the schematic, computes the range of biases, the number of required splitter cells, and the master bias current. It then builds the layout of the complete generator using a set of predefined cells combined with generated routing. Readers are referred to www.ini.unizh.ch/~tobi/biasgen. The cells are constructed to be used with MOSIS (www.mosis.org) scalable -based design rules, with 2 metal, single poly processes, so the layout is compatible with any MOSIS CMOS process down to 0.35u. (Finer processes require slight modification to contact sizes and metal spacing.) The cells are shielded by metal and have guard rings, so they are suitable for use in imager or focal plane arrays. A compiled bias generator in 0.35u was the source of most of the data presented here.
CONCLUSION
Chips with known requirements for a wide range of bias currents can benefit significantly from the use of the circuits described here. The authors have supplied and sold chips equipped with these circuits to naïve users. Use of chips by naïve users can be made much easier to support if the parameters are truly fixed and not dependent on fine tuning of external parameters, and the chip designers can feel a satisfaction that they understand the operation of the chip and that it could probably be manufactured in quantity. The design kit described here makes it simple to add these biasing circuits to any MOSIS chip and to be reasonably confident that they will function correctly the first time. 
